

REMARKS

Claims 43, 44, 76, 78 and 81-85 are pending in the present application. Claims 43, 78, 84 and 85 have been amended; claim 76 has been cancelled. In the Office Action dated October 30, 2003, the Examiner rejected claims 43-44, 76, 78, 81 and 84 under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,355,512 B1 to Yamazaki et al. ("Yamazaki"). The Examiner also rejected claims 82 and 85 under 35 U.S.C. 103(a) as being unpatentable over Yamazaki in view of U.S. Patent No. 4,013,485 to Ma et al. ("Ma"). Finally, the Examiner rejected claim 83 under 35 U.S.C. 103(a) as being unpatentable over the Yamazaki reference alone. Applicant disagrees with these grounds of rejection and wish to clarify various distinctions of the embodiments of the applicants' disclosed invention over the cited art. Reconsideration is therefore requested in light of the present amendment and following remarks.

The disclosed embodiments will now be discussed in comparison to the prior art. It is understood, however, that the following discussion of the disclosed embodiments, as well as the discussion of the differences between the disclosed embodiments and the prior art subject matter do not define the scope or interpretation of any of the claims. Instead, such discussed differences are offered merely to help the Examiner appreciate important claim distinctions as they are discussed.

As a preliminary matter, applicant notes that, to date, the PTO-1449 forms from the Information Disclosure Statements filed on August 25, 2003 and September 26, 2003 have not been returned. The Examiner is respectfully requested to review the listed references and to initial, sign and return the documents to the undersigned attorney.

Applicant's invention exposes a conductive layer to an oxygen-inhibiting plasma prior to the formation of another layer or layers on the conductive layer to substantially reduce the association of oxygen with the conductive layer during formation of the other layer or layers. By reducing the amount of oxygen associated with the conductive layer, the electrical characteristics of a semiconductor device including the conductive layer are improved.

Figures 4 and 5 illustrate in-process semiconductor devices being formed by a process according to one embodiment of the present invention. As mentioned in the specification, for the purposes of explanation the in-process semiconductor device is assumed to be a capacitor in the process of being constructed. In Figure 4, the capacitor includes a first

conductive layer or 24, which may be formed from hemispherical silicon grain (HSG), formed over a substrate 22, and a dielectric 26 formed on the first conductive layer. In the examples of Figures 4 and 5, the dielectric 26 is formed from tantalum pentoxide Ta_2O_5 . A second conductive layer 28 formed from tungsten nitride WN_x is then formed on the dielectric 26. The tungsten nitride layer 28 has a tendency to associate with oxygen, particularly if that layer is exposed to oxygen prior to a third conductive polysilicon layer 30 being formed on the tungsten nitride layer 28. During subsequent processing of the capacitor, the oxygen contained in the tungsten nitride layer 28 can combine with silicon from the polysilicon layer 30 to form an unwanted silicon dioxide layer 36 between the tungsten nitride layer 28 and the polysilicon layer 30. For example, a thermal process step such as the formation of a borophosphosilicate glass (BPSG) layer 34 over the polysilicon layer 30, which of course occurs after the formation of the polysilicon layer 30, may cause a reaction between the polysilicon layer 30 and the oxygen in the tungsten nitride layer 28 and thereby form the silicon dioxide layer 36.

Ideally, the HSG layer 24 forms a first plate of the capacitor, the tantalum pentoxide 26 forms the dielectric of the capacitor, and the tungsten nitride layer 28 and polysilicon layer 30 form the second plate of the capacitor. With the formation of silicon dioxide layer 36, however, the capacitor now includes a first capacitor corresponding to the HSG layer 24, tantalum pentoxide 26, and tungsten nitride layer 28, and a second capacitor in series with the first capacitor, with the second capacitor corresponding to the tungsten nitride layer 28, silicon dioxide layer 36, and polysilicon layer 30. These first and second capacitors connected in series have a combined capacitance that is less than that of the ideally formed capacitor. As will be understood by those skilled in the art, the thickness of the silicon dioxide layer 36 affects the value of the combined capacitance.

In the capacitor of Figure 4, the thickness of the silicon dioxide layer 36 is greatly reduced by exposing the tungsten nitride layer 28 to an oxygen-inhibiting agent prior to the formation of the polysilicon layer 30 to thereby greatly reduce the association of the tungsten nitride layer with oxygen. The silicon dioxide layer 36 in the embodiment of Figure 4 is less than 10 angstroms thick due to the oxygen-inhibiting agent, while in a conventional capacitor shown in Figure 3 the silicon dioxide layer 36 is about 10-40 angstroms thick. In the capacitor

of Figure 5, the exposure of the tungsten nitride layer 28 to the oxygen-inhibiting agent eliminates the formation of the silicon dioxide layer 36 altogether.

The oxygen-inhibiting agent may be an N_2 and H_2 plasma, with the tungsten nitride layer 28 ideally being exposed to this plasma prior to exposing tungsten nitride layer to an atmosphere associated with the formation of the polysilicon layer 30 or prior to exposing the tungsten nitride layer to oxygen. As described in the specification, it is believed the exposure of the tungsten nitride layer 28 to the N_2 and H_2 plasma or any of the other oxygen-inhibiting agents stuffs the tungsten nitride layer grain boundaries with nitrogen or otherwise passivates the tungsten nitride layer, making the bonds at the grain boundaries less active and less likely to associate with oxygen. It should be noted that even if the tungsten nitride layer 28 is exposed to oxygen, the layer may thereafter be exposed to a reducing atmosphere, such as silane gas SiH_4 , prior to formation of the polysilicon layer 30 to thereby reduce the oxygen content of the tungsten nitride layer 28 and reduce the thickness of any silicon dioxide layer 36 thereafter formed.

In another embodiment discussed with reference to Figure 6, a first conductive layer such as a tungsten nitride layer 128 is deposited over a substrate 122 and a dielectric layer 126, such as a tantalum pentoxide layer, is deposited over the tungsten nitride layer. In this situation, the deposition of the tantalum pentoxide layer 126 may cause the tungsten nitride layer 128 to incorporate oxygen, reducing the capacitance of a capacitor including the tungsten nitride layer and tantalum pentoxide layer. Accordingly, in this embodiment of the invention, the tungsten nitride layer 128 is exposed to a N_2 and H_2 plasma or other oxygen-inhibiting agent before depositing the tantalum pentoxide layer 126. As previously described, the N_2 and H_2 plasma passivates the tungsten nitride layer 128 to thereby prevent oxygen from being incorporated within the tungsten nitride layer.

Another embodiment of the present invention is discussed with reference to Figures 7-10 in which an interposing layer 52 such as a tungsten nitride layer 52 is formed between a conductive line material 48 to enhance the electrical contact between the line material and the plug, promote adhesion of the line material within a container 50, prevent or slow the diffusion of materials across the tungsten nitride layer boundary, or serve some other purpose. As previously described, the tungsten nitride layer 52 may associate with oxygen after it is

formed and subsequent thermal processes may result in the formation of an oxide layer 54 formed between the tungsten nitride layer 52 and the line material 48. Because the oxide layer 54 is an insulator, this layer will adversely affect the electrical connection between the line material 48 and the plug 46. By exposing the tungsten nitride layer 52 to an oxygen-inhibiting agent or a reducing atmosphere prior to formation of the line material 48, the thickness of the oxide layer 54 is reduced to a thickness of less than 10 angstroms or entirely eliminated as illustrated respectively in Figures 9 and 10. Thus, in all embodiments a conductive layer is exposed to an oxygen-inhibiting agent or reducing atmosphere prior to another layer being formed on the conductive layer to thereby reduce an ability of the conductive material to associate with oxygen.

The Examiner has cited the Yamazaki reference. Yamazaki is directed to a method for producing a semiconductor device having a top gate-type or a bottom gate-type thin film transistor. The method includes, *inter alia*, selectively introducing an N-type or a P-type impurity element into a semiconductor active layer. In one embodiment of the disclosed invention, the doping gas may be phosphine, to achieve an N-type conductivity (col. 6, line 47). In another disclosed embodiment, the doping gas may be diborane, in order to achieve a P-type conductivity (col. 6, lines 57-58). The Yamazaki reference fails to disclose or to fairly suggest the use of methylsilane in connection with an annealing process.

The Examiner has also cited the Ma reference. Ma discloses a method for eliminating undesirable charge centers in a semiconductor device. In particular, the disclosed method is directed to the restoration metal-insulator-silicon (MIS) structures that have sustained damage resulting from radiation exposure. Ma, however, does not disclose or fairly suggest the use of methylsilane in connection with an annealing process, and therefore cannot provide the teaching missing from the Yamazaki reference.

Turning now to the claims, patentable differences between the claim language and the applied art will be specifically pointed out. Claim 43, as amended, recites in pertinent part, "A method of passivating a multilayer conductive structure, comprising...layering a first conductive material...*introducing said first conductive material to methylsilane*, applying electromagnetic energy to the material introduced to the first conductive material; and layering a second conductive material over said first conductive material." (Emphasis added). As noted

more fully above, the Yamazaki and Ma references fail to disclose this. Claim 43 is therefore allowable over the cited references. Claims depending from claim 43 are also allowable based upon the allowability of the base claim and further in view of the additional limitations in the dependent claims.

Claim 78, as amended, recites in pertinent part, "A method of passivating a multilayer conductive structure, comprising...layering a first conductive material...*introducing the first conductive material to methylsilane*...and...layering a second conductive material over the first conductive material." (Emphasis added). Again, Yamazaki and Ma simply fail to disclose this. Claim 78 is therefore allowable over the cited references. Furthermore, claim 76 has been cancelled. Claims 84 and 85 have been amended to rely on claim 78 as amended. Claims depending from claim 78 are also allowable based upon the allowability of the base claim and further in view of the additional limitations in the dependent claims.

All of the claims remaining in the application are now clearly allowable. Favorable consideration and a timely Notice of Allowance are earnestly solicited.

Respectfully submitted,

DORSEY & WHITNEY LLP



Steven H. Arterberry
Registration No. 46,314
Telephone No. (206) 903-8787

SHA:tlm

Enclosures:

Postcard

Fee Transmittal Sheet (+ copy)

DORSEY & WHITNEY LLP
1420 Fifth Avenue, Suite 3400
Seattle, WA 98101-4010
(206) 903-8800 (telephone)
(206) 903-8820 (fax)

h:\ip\documents\clients\micron technology\1000\501082.13\501082.13 amend oa 103003.doc